VPN Gateways over network processors: Implementation and evaluation

Yi Neng Lin*, Chiuan Hung Lin, Ying-Dar Lin, Yuan Chen Lai

*此作品的通信作者

研究成果: Conference article同行評審

7 引文 斯高帕斯(Scopus)

摘要

Networking applications, such as VPN and content filtering, demand extra computing power in order to meet the throughput requirement nowadays. In addition to pure ASIC solutions, network processor architecture is emerging as an alternative to scale up data-plane processing while retaining design flexibility. This article, rather than proposing new algorithms, illustrates the experience in developing IPSec-based VPN gateways over network processors, and investigates the performance issues. The external benchmarks reveal that the system can reach 45Mbps for IPSec using 3DES algorithm, which improves by 350% compared to single XScale core processor and parallels the throughput of a PIII IGHz processor. Through the internal benchmarks, we analyze the turnaround times of the main functional blocks, and identify the core processor as the performance bottleneck for both packet forwarding and IPSec processing.

原文English
頁(從 - 到)480-486
頁數7
期刊Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS
DOIs
出版狀態Published - 26 9月 2005
事件11th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2005 - San Francisco, CA, United States
持續時間: 7 3月 200510 3月 2005

指紋

深入研究「VPN Gateways over network processors: Implementation and evaluation」主題。共同形成了獨特的指紋。

引用此