VLSI implementation of timing recovery and carrier recovery for QAM/VSB dual mode

Shyh-Jye Jou*, Chun Hung Kuo, Muh Tian Shiau, Jung Yu Heh, Chrong Kuang Wang

*此作品的通信作者

研究成果: Conference article同行評審

5 引文 斯高帕斯(Scopus)

摘要

In this paper, a VLSI implementation of timing recovery (TR) and carrier recovery (CR) used in dual mode (QAM and VSB) transceiver for digital CATV will be introduced. The proposed TR uses a simple and baud-rate algorithm and the CR uses decision-directed approach with steep gradient algorithm, which can be used in both QAM and VSB signal. Thus, the hardware complexity for dual mode is dramatically reduced, while the performance is almost the same. Finally, the TR and CR are implemented by TSMC 0.6um 1P3M process. The total gate is 12985 and the core size is 2175 by 1237 um 2 . It consumes only 7.32 mW when operates at 2 V.

原文English
頁(從 - 到)159-162
頁數4
期刊International Symposium on VLSI Technology, Systems, and Applications, Proceedings
DOIs
出版狀態Published - 1 1月 1999
事件Proceedings of the 1999 International Symposium on VLSI Technology, Systems, and Applications - Taipei, Taiwan
持續時間: 7 6月 199910 6月 1999

指紋

深入研究「VLSI implementation of timing recovery and carrier recovery for QAM/VSB dual mode」主題。共同形成了獨特的指紋。

引用此