A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as Digital Video Broadcast (DVB), satellite communications, wireless LAN, digital TV, cable modem, and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products. The turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watt.
|期刊||Proceedings - IEEE International Symposium on Circuits and Systems|
|出版狀態||Published - 14 7月 2003|
|事件||Proceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand|
持續時間: 25 5月 2003 → 28 5月 2003