Unified functional decomposition via encoding for FPGA technology mapping

Jie Hong Jiang*, Jing Yang Jou, Juinn-Dar Huang


研究成果: Article同行評審

4 引文 斯高帕斯(Scopus)


Functional decomposition has recently been adopted for look-up table (LUT)-based field-programmable gate array (FPGA) technology mapping with good results. In this paper we propose a novel method to unify functional single-output and multiple-output decomposition. We first address a compatible class encoding algorithm to minimize the number of compatible classes in the image function. After applying the encoding algorithm, we can therefore improve the decomposability in the subsequent decomposition of the image function. The above encoding algorithm is then extended to encode multiple-output functions through the construction of a hyperfunction. Common subexpressions among these multiple-output functions can be extracted during the decomposition of the hyperfunction. Consequently, we can handle multiple-output decomposition in the same manner as single-output decomposition. Experimental results show that our algorithms are promising.

頁(從 - 到)251-260
期刊IEEE Transactions on Very Large Scale Integration (VLSI) Systems
出版狀態Published - 4月 2001


深入研究「Unified functional decomposition via encoding for FPGA technology mapping」主題。共同形成了獨特的指紋。