跳至主導覽 跳至搜尋 跳過主要內容

Unexpected failure in power-rail ESD clamp circuits of CMOS integrated circuits in microelectronics systems during electrical fast transient (EFT) test and the re-design solution

    研究成果: Conference contribution同行評審

    7 引文 斯高帕斯(Scopus)

    指紋

    深入研究「Unexpected failure in power-rail ESD clamp circuits of CMOS integrated circuits in microelectronics systems during electrical fast transient (EFT) test and the re-design solution」主題。共同形成了獨特的指紋。
    排序方式

    Keyphrases

    Engineering