ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures

Po Hao Wang, Yung Chen Chien, Shang Jen Tsai, Xuan Yu Lin, Rizal Tanjung, Yi Sian Lin, Shu Wei Syu, Tay Jyi Lin, Jinn Shyan Wang, Tien-Fu Chen

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

An asymmetric architecture is commonly used in modern embedded systems to reduce energy consumption. The systems tend to execute more applications in the energy-efficient core, which typically employs ultralow voltage (ULV) to save energy. However, caches become a reliability and performance barrier that limits the minimum operating voltage and blocks system performance in the ULV environment. The poor performance of an ultralow-voltage core causes most workload requirements to awaken and then execute on the host core, leading to high energy consumption. In this paper, we propose a ULV-Turbo cache based on a ULV-selective-ally 8T static random access memory (SRAM) that is able to perform reliable ultralow-voltage operation and provide the speedup function of SRAM rows ally. The system is able to speed up the ULV core instantaneously and execute more applications with the ULV-Turbo cache. In our system-wide evaluation based on a real attitude and heading reference system workload on an asymmetric wearable system, the ULV-Turbo cache reduces the energy consumption of the entire system by approximately 36%.

原文English
文章編號7812737
頁(從 - 到)3341-3354
頁數14
期刊IEEE Transactions on Very Large Scale Integration (VLSI) Systems
25
發行號12
DOIs
出版狀態Published - 1 十二月 2017

指紋

深入研究「ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures」主題。共同形成了獨特的指紋。

引用此