跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
Transient-Induced Latchup in CMOS Integrated Circuits
Ming-Dou Ker
*
, Sheng Fu Hsu
*
此作品的通信作者
研究成果
:
Book
›
同行評審
38
引文 斯高帕斯（Scopus）
總覽
指紋
指紋
深入研究「Transient-Induced Latchup in CMOS Integrated Circuits」主題。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
Latch-up
100%
CMOS Integrated Circuits
100%
IC Design
50%
Layout Rule
50%
Physical Mechanism
33%
Failure Analysis
33%
System-level ESD Test
33%
Practicing Engineers
33%
CMOS Process
16%
CMOS Technology
16%
Circuit Design
16%
System Design
16%
Layout Area
16%
Design House
16%
CMOS Circuit Design
16%
Time to Market
16%
IC chip
16%
Area-efficient
16%
Semiconductor Devices
16%
Design Errors
16%
Induced Failures
16%
Design Analysis
16%
Design Management
16%
CMOS IC
16%
Component Level
16%
Undergraduate Students
16%
High-density chip
16%
Management Application
16%
O-cell
16%
Design Application
16%
Circuit Layout
16%
Application Error
16%
Compact Layout
16%
Circuit Failure
16%
Measurement Setup
16%
Industry Problems
16%
Experimental Methodology
16%
Chip Layout
16%
Management System Design
16%
EFT Test
16%
Application Reliability
16%
Application Design
16%
Postgraduate Students
16%
Design Reliability Analysis
16%
Real-world Experience
16%
IC Layout
16%
Engineering
Transients
100%
Integrated Circuit Design
100%
CMOS Integrated Circuits
100%
Circuit Design
66%
Internals
66%
Design Analysis
66%
Failure Analysis
66%
Induced Failure
33%
Semiconductor Device
33%
Component Level
33%
Integrated Circuit Layout
33%
Measurement Setup
33%
Chip Layout
33%
Postgraduate Student
33%