Throughput-a ware floorplanning via dynamic optimization on performancecritical loops

Juinn-Dar Huang*, Ya Shih Huang, Liya Wang, Geeng Wei Lee

*此作品的通信作者

    研究成果: Article同行評審

    1 引文 斯高帕斯(Scopus)

    摘要

    With the advance of semiconductor manufacturing process technology, wire delay is gradually dominating system performance and becoming one of the most critical design issues. In this paper, we first show how interconnect latency incurred by wire delay degrades system throughput and re-examine several existing floorplanning strategies targeting this particular issue. Then we present a new throughput-aware floorplanner taking both quality and stability into account. It simultaneously optimizes a dynamic set of most performance-critical loops in a system to stably produce promising solutions. The experimental results demonstrate that our approach can double or even triple the system throughput in certain cases as compared with the prior arts.

    原文English
    頁(從 - 到)33-42
    頁數10
    期刊International Journal of Electrical Engineering
    17
    發行號1
    出版狀態Published - 1 二月 2010

    指紋

    深入研究「Throughput-a ware floorplanning via dynamic optimization on performancecritical loops」主題。共同形成了獨特的指紋。

    引用此