Three-Outputs-Single-Stage Gate Driver on Array for Internal Compensation Method Applications

Guang Ting Zheng, Po Tsun Liu, Ling Chi Lin, Mei Chin Huang

研究成果: Conference contribution同行評審

摘要

A gate driver on array circuit using hydrogenated amorphous silicon (a-Si:H) thin-film transistor (TFT) with three-outputs for internal compensation display has been proposed. The driver circuit could simultaneously generate both positive and negative outputs, and a delayed positive third output. The pre-charge node of the negative output could multi-couple which decreases the rising time. Moreover, while the two outputs are generated, the electric potential is maintained until generating the positive third output. The length of delay interval between the first two outputs and the third output could be simply adjusted.

原文English
主出版物標題2024 31st International Workshop on Active-Matrix Flatpanel Displays and Devices, AM-FPD 2024
發行者Institute of Electrical and Electronics Engineers Inc.
頁面195-198
頁數4
ISBN(電子)9784991216961
DOIs
出版狀態Published - 2024
事件31st International Workshop on Active-Matrix Flatpanel Displays and Devices: TFT Technologies and FPD Materials, AM-FPD 2024 - Kyoto, 日本
持續時間: 2 7月 20245 7月 2024

出版系列

名字2024 31st International Workshop on Active-Matrix Flatpanel Displays and Devices, AM-FPD 2024

Conference

Conference31st International Workshop on Active-Matrix Flatpanel Displays and Devices: TFT Technologies and FPD Materials, AM-FPD 2024
國家/地區日本
城市Kyoto
期間2/07/245/07/24

指紋

深入研究「Three-Outputs-Single-Stage Gate Driver on Array for Internal Compensation Method Applications」主題。共同形成了獨特的指紋。

引用此