The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current-mode processing techniques

Yu Y. Liow*, Chung-Yu Wu

*此作品的通信作者

    研究成果: Conference article同行評審

    4 引文 斯高帕斯(Scopus)

    摘要

    In this paper, a new structure of 8-bit CMOS pipelined analog-to-digital converter (ADC) is proposed and analyzed. In order to achieve a high conversion rate, the proposed new structure adopts voltage-mode open-loop sampling circuit and current-mode circuits to perform subtraction, sub-DAC operation, and comparison. Due to current-mode subtraction operation, the close-loop circuit can be avoided to improve the speed performance. Moreover, current steering sub-DAC is used to enhance the sub-DAC speed. From the simulation results on the demonstrative example, the proposed pipelined ADC architecture can achieve 8-bit accuracy with a sampling rate up to 71.4MS/s when the input signal frequency is 10M Hz. The power dissipation of the pipelined ADC is 205mW at the conversion rate of 71.4 MS/s with a single 3.3V power supply and 1P5M 0.25μm CMOS process. The proposed structure can reach a higher speed if the voltage-sampling delay is reduced.

    原文English
    頁(從 - 到)III/117-III/120
    期刊Proceedings - IEEE International Symposium on Circuits and Systems
    3
    DOIs
    出版狀態Published - 2002
    事件2002 IEEE International Symposium on Circuits and Systems - Phoenix, AZ, United States
    持續時間: 26 5月 200229 5月 2002

    指紋

    深入研究「The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current-mode processing techniques」主題。共同形成了獨特的指紋。

    引用此