Study on cdm esd robustness among on-chip decoupling capacitors in cmos integrated circuits

Yi Chun Huang, Ming Dou Ker*

*此作品的通信作者

研究成果: Article同行評審

3 引文 斯高帕斯(Scopus)

摘要

The integrated circuit (IC) products fabricated in the scaled-down CMOS processes with higher clock rate and lower power supply voltage (VDD) are more sensitive to the transient/switching noises on the power lines with the parasitic inductance induced by the bonding wire. The typical method to suppress the power line noise is to add on-chip decoupling capacitors. Meanwhile, electrostatic discharge (ESD) is also a challenging issue on IC reliability in advanced CMOS technology. For the ICs fabricated in an advanced process, with the thinner gate oxide, the circuits are particularly vulnerable to the charged-device model (CDM) ESD events. However, there was very limited research to investigate the ESD robustness on the decoupling capacitors, especially during the CDM ESD events. In this work, the CDM ESD robustness among different types of decoupling capacitors in ICs was investigated in a 0.18μ m CMOS technology.

原文English
頁(從 - 到)881-890
頁數10
期刊IEEE Journal of the Electron Devices Society
9
DOIs
出版狀態Published - 2021

指紋

深入研究「Study on cdm esd robustness among on-chip decoupling capacitors in cmos integrated circuits」主題。共同形成了獨特的指紋。

引用此