摘要
Statistical behavior of BTI-induced high-k dielectric traps in nanometer MOSFETs is characterized. We measure individual trapped charge emission times and single-trapped charge-induced Vt shifts in BTI recovery. Statistical distributions of BTI trap characteristics such as trap spatial and energy distributions and trapped charge activation energy in emission are extracted. We compare the amplitudes of BTI and RTN single-charge-induced ΔVt. BTI-induced ΔVt exhibits a larger amplitude distribution tail. An explanation will be given by use of 3D atomistic numerical simulation. In addition, we find that Vt degradation in BTI stress exhibits two stages. The first stage has logarithmic stress time dependence and is believed due to the charging of preexisting high-k dielectric traps. The second stage follows power-law time dependence, which is attributed to dielectric trap creation.
原文 | English |
---|---|
主出版物標題 | Bias Temperature Instability for Devices and Circuits |
發行者 | Springer New York |
頁面 | 53-74 |
頁數 | 22 |
卷 | 9781461479093 |
ISBN(電子) | 9781461479093 |
ISBN(列印) | 1461479088, 9781461479086 |
DOIs | |
出版狀態 | Published - 1 7月 2014 |