Reverse DRC channel performance analysis for 1xEV-DO: Third generation high-speed wireless data systems

Dongzhe Cui, Ching-Yao Huang, Zoran Siveski, Qi Bi

研究成果: Article同行評審

4 引文 斯高帕斯(Scopus)

摘要

In 1xEV-Do system, the access terminal (AT) measures the channel condition and reports it through the reverse-link data rate control (DRC) channel to accommodate the asymmetric high-speed forward-link data traffic. Although a high DRC rate can provide a better forward-link channel estimation that will result in a more accurate channel assignment, the generated noise rise on the reverse link will degrade the reverse-link capacity. To understand the impacts on forward-link and reverse-link capacity, link-level simulations were performed to determine the required Eb/No for a given slot-error-rate criterion in the DRC channel. The tradeoff between the erasure rate and the required Eb/No in the DRC channel was also determined based on a simple DRC threshold setting mechanism. For different DRC lengths, the impact on the forward-link and the reverse-link throughputs is discussed.

原文English
文章編號29
頁(從 - 到)137-140
頁數4
期刊IEEE Vehicular Technology Conference
56
發行號1
DOIs
出版狀態Published - 1 1月 2002

指紋

深入研究「Reverse DRC channel performance analysis for 1xEV-DO: Third generation high-speed wireless data systems」主題。共同形成了獨特的指紋。

引用此