Reliability and device scaling challenges of trapping charge flash memories

C. C. Yeh*, W. J. Tsai, T. C. Lu, Y. Y. Liao, N. K. Zous, H. Y. Chen, Ta-Hui Wang, Wenchi Ting, Joseph Ku, Chih Yuan Lu

*此作品的通信作者

    研究成果同行評審

    6 引文 斯高帕斯(Scopus)

    摘要

    As flash memories move toward giga-bits era, several challenges limit their scalability. Floating gate flash memories face the problems of un-scalable tunnel oxide, and the last technology node of NOR Flash was predicted to be 65nm, based on the extrapolation of the difference between physical and electrical cell dimensions vs. generations, which drops to zero at 45nm. Although SONOS-type flash memories show better scalability and simpler process, there are still some difficulties. In this paper, three SONOS-type flash memories (SONOS, NROM and PHINES) are compared and the scaling problems and reliability issues are disclosed.

    原文English
    頁面247-250
    頁數4
    DOIs
    出版狀態Published - 7月 2004
    事件Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2004 - , 台灣
    持續時間: 5 7月 20048 7月 2004

    Conference

    ConferenceProceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2004
    國家/地區台灣
    期間5/07/048/07/04

    指紋

    深入研究「Reliability and device scaling challenges of trapping charge flash memories」主題。共同形成了獨特的指紋。

    引用此