Random telegraph noise in flash memories - Model and technology scaling

Koichi Fukuda*, Yuui Shimizu, Kazumi Amemiya, Masahiro Kamoshida, Chen-Ming Hu

*此作品的通信作者

研究成果: Conference article同行評審

123 引文 斯高帕斯(Scopus)

摘要

This paper presents the first statistical model of Vt fluctuation (ΔVtcell) in a floating-gate flash memory due to random telegraph noise. It considers current-path percolation, which generates a large-amplitude-noise tail, caused by dopant induced surface potential non-uniformity. It concludes that the impact of scaling is weaker than the widely-accepted 1/LeffWeff trend. 3-σ ΔVt cell is estimated to increase by 1.8x rather than >10x from 90nm to 20nm technology nodes.

原文English
文章編號4418893
頁(從 - 到)169-172
頁數4
期刊Technical Digest - International Electron Devices Meeting, IEDM
DOIs
出版狀態Published - 1 12月 2007
事件2007 IEEE International Electron Devices Meeting, IEDM - Washington, DC, 美國
持續時間: 10 12月 200712 12月 2007

指紋

深入研究「Random telegraph noise in flash memories - Model and technology scaling」主題。共同形成了獨特的指紋。

引用此