摘要
Proposed is a zero-inserting precoder and a two-stage linear equaliser, to shorten the guard interval in block-based single-carrier modulation. The first-stage equaliser consists of a linear single-tapper-subcarrier frequency-domain equaliser. The second-stage equaliser maximises the SINR, in the time-domain, based on the interference-plus-noise estimated from the zero-padded sub-intervals of the single-carrier modulation. This proposed scheme is applicable even without cyclic prefixing.
| 原文 | English |
|---|---|
| 頁(從 - 到) | 746-748 |
| 頁數 | 3 |
| 期刊 | Electronics Letters |
| 卷 | 47 |
| 發行號 | 13 |
| DOIs | |
| 出版狀態 | Published - 23 6月 2011 |
指紋
深入研究「Precoder/two-stage equaliser for block-based single-carrier transmission with insufficient guard interval」主題。共同形成了獨特的指紋。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver