摘要
Proposed is a zero-inserting precoder and a two-stage linear equaliser, to shorten the guard interval in block-based single-carrier modulation. The first-stage equaliser consists of a linear single-tapper-subcarrier frequency-domain equaliser. The second-stage equaliser maximises the SINR, in the time-domain, based on the interference-plus-noise estimated from the zero-padded sub-intervals of the single-carrier modulation. This proposed scheme is applicable even without cyclic prefixing.
原文 | English |
---|---|
頁(從 - 到) | 746-748 |
頁數 | 3 |
期刊 | Electronics Letters |
卷 | 47 |
發行號 | 13 |
DOIs | |
出版狀態 | Published - 23 6月 2011 |