Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers

Jin Hao Tu*, Lan-Da Van


研究成果: Article同行評審

48 引文 斯高帕斯(Scopus)


In this paper, we propose a pipelined reconfigurable fixed-width Baugh-Wooley multiplier design framework that provides four configuration modes (CMs): n × n fixed-width multiplier, two n/2 × n/2 fixed-width multipliers, n/2 × n/2 full-precision multiplier, and two n/4 × n/4 full-precision multipliers. Furthermore, low-power schemes including gated clock and zero input techniques are employed to achieve the power-efficient pipelined reconfigurable design. The presented power-efficient pipelined reconfigurable fixed-width multiplier design not only generates a family of widely used multipliers but also leads to 10.59, 21.7, 28.84, and 31.58 percent power saving, on average, for n = 8, 16, 24, and 32, respectively, compared with that of the pipelined reconfigurable fixed-width multiplier without using the low-power schemes. On the other hand, compared with non-reconfigurable pipelined multiplier, we can save 0.81, 12.46, 17.93, and 23.2 percent power consumption, respectively, for n = 8, 16, 24, and 32.

頁(從 - 到)1346-1355
期刊IEEE Transactions on Computers
出版狀態Published - 1 10月 2009


深入研究「Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers」主題。共同形成了獨特的指紋。