PolySi- SiO2 - ZrO2 - SiO2 -Si flash memory incorporating a sol-gel-derived ZrO2 charge trapping layer

Tzu Hsiang Hsu*, Hsin Chiang You, Fu-Hsiang Ko, Tan Fu Lei

*此作品的通信作者

研究成果: Article同行評審

57 引文 斯高帕斯(Scopus)

摘要

In this paper, we propose a method for depositing the charge trapping layer of a high- k polySi- SiO2 - ZrO2 - SiO2 -Si (SOZOS) memory device. In this approach, the trapping layer was formed through simple two steps: (i) spin-coating of the ZrCl4 precursor and (ii) rapid thermal annealing for 1 min at 900°C under an oxygen atmosphere. The morphology of the ZrO2 charge trapping layer was confirmed through X-ray photoemission spectroscopy analysis. The sol-gel-derived layer exhibited improved charge trapping in the SOZOS memory device, resulting in a threshold voltage shift of 2.7 V in the Id - Vg curve, PE (program/erase) speeds as fast as 0.1 ms, good data retention up to 104 s (only a 5% charge loss due to deep trapping in the ZrO2 layer), and good endurance (no memory window narrowing after 105 PE cycles).

原文English
文章編號030611JES
期刊Journal of the Electrochemical Society
153
發行號11
DOIs
出版狀態Published - 17 10月 2006

指紋

深入研究「PolySi- SiO2 - ZrO2 - SiO2 -Si flash memory incorporating a sol-gel-derived ZrO2 charge trapping layer」主題。共同形成了獨特的指紋。

引用此