Planar polysilicon TFT low-voltage flash memory cell with A1 2 O 3 tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration

Jaegoo Lee; Sara C. Barron; R. B. Van Dover; E. Kwame Amponsah; Tuo-Hung Hou; Hassan Raza; Edwin C. Kan

doi:10.1109/DRC.2008.4800838

Planar polysilicon TFT low-voltage flash memory cell with A1 ₂ O ₃ tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration

Jaegoo Lee^*, Sara C. Barron, R. B. Van Dover, E. Kwame Amponsah, Tuo-Hung Hou, Hassan Raza, Edwin C. Kan

^*此作品的通信作者

研究成果: Conference contribution › 同行評審

原文	English
主出版物標題	66th DRC Device Research Conference Digest, DRC 2008
頁面	279-280
頁數	2
DOIs	https://doi.org/10.1109/DRC.2008.4800838
出版狀態	Published - 1 12月 2008
事件	66th DRC Device Research Conference Digest, DRC 2008 - Santa Barbara, CA, United States 持續時間: 23 6月 2008 → 25 6月 2008

出版系列

名字	Device Research Conference - Conference Digest, DRC
ISSN（列印）	1548-3770

Conference

Conference	66th DRC Device Research Conference Digest, DRC 2008
國家/地區	United States
城市	Santa Barbara, CA
期間	23/06/08 → 25/06/08

存取文件

10.1109/DRC.2008.4800838

其它文件與鏈接

Link to publication in Scopus

引用此

Lee, J., Barron, S. C., Van Dover, R. B., Kwame Amponsah, E., Hou, T-H., Raza, H., & Kan, E. C. (2008). Planar polysilicon TFT low-voltage flash memory cell with A1 ₂ O ₃ tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration. 於 66th DRC Device Research Conference Digest, DRC 2008 (頁 279-280). [4800838] (Device Research Conference - Conference Digest, DRC). https://doi.org/10.1109/DRC.2008.4800838

@inproceedings{221540bc300d4e34b2e39bf7b795b03a,

title = "Planar polysilicon TFT low-voltage flash memory cell with A1 2 O 3 tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration",

author = "Jaegoo Lee and Barron, {Sara C.} and {Van Dover}, {R. B.} and {Kwame Amponsah}, E. and Tuo-Hung Hou and Hassan Raza and Kan, {Edwin C.}",

year = "2008",

month = dec,

day = "1",

doi = "10.1109/DRC.2008.4800838",

language = "English",

isbn = "9781424419425",

series = "Device Research Conference - Conference Digest, DRC",

pages = "279--280",

booktitle = "66th DRC Device Research Conference Digest, DRC 2008",

note = "null ; Conference date: 23-06-2008 Through 25-06-2008",

}

Lee, J, Barron, SC, Van Dover, RB, Kwame Amponsah, E, Hou, T-H, Raza, H & Kan, EC 2008, Planar polysilicon TFT low-voltage flash memory cell with A1 ₂ O ₃ tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration. 於 66th DRC Device Research Conference Digest, DRC 2008., 4800838, Device Research Conference - Conference Digest, DRC, 頁 279-280, 66th DRC Device Research Conference Digest, DRC 2008, Santa Barbara, CA, United States, 23/06/08. https://doi.org/10.1109/DRC.2008.4800838

Planar polysilicon TFT low-voltage flash memory cell with A1 ₂ O ₃ tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration. / Lee, Jaegoo; Barron, Sara C.; Van Dover, R. B. 等.

66th DRC Device Research Conference Digest, DRC 2008. 2008. p. 279-280 4800838 (Device Research Conference - Conference Digest, DRC).

研究成果: Conference contribution › 同行評審

TY - GEN

T1 - Planar polysilicon TFT low-voltage flash memory cell with A1 2 O 3 tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration

AU - Lee, Jaegoo

AU - Barron, Sara C.

AU - Van Dover, R. B.

AU - Kwame Amponsah, E.

AU - Hou, Tuo-Hung

AU - Raza, Hassan

AU - Kan, Edwin C.

PY - 2008/12/1

Y1 - 2008/12/1

UR - http://www.scopus.com/inward/record.url?scp=64849111437&partnerID=8YFLogxK

U2 - 10.1109/DRC.2008.4800838

DO - 10.1109/DRC.2008.4800838

M3 - Conference contribution

AN - SCOPUS:64849111437

SN - 9781424419425

T3 - Device Research Conference - Conference Digest, DRC

SP - 279

EP - 280

BT - 66th DRC Device Research Conference Digest, DRC 2008

Y2 - 23 June 2008 through 25 June 2008

ER -

Lee J, Barron SC, Van Dover RB, Kwame Amponsah E, Hou T-H, Raza H 等. Planar polysilicon TFT low-voltage flash memory cell with A1 ₂ O ₃ tunnel dielectric and (Ti,Dy)0 control dielectric for three-dimensional integration. 於 66th DRC Device Research Conference Digest, DRC 2008. 2008. p. 279-280. 4800838. (Device Research Conference - Conference Digest, DRC). doi: 10.1109/DRC.2008.4800838