Optimization on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-μm CMOS technology
Shin Hung Chen*, Ming-Dou Ker
*此作品的通信作者
研究成果: Conference contribution › 同行評審
8
引文
斯高帕斯(Scopus)