跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
Optimization on layout style of ESD protection diode for radio-frequency front-end and high-speed I/O interface circuits
Chih Ting Yeh
*
,
Ming-Dou Ker
, Yung Chih Liang
*
此作品的通信作者
研究成果
:
Article
›
同行評審
31
引文 斯高帕斯(Scopus)
總覽
指紋
指紋
深入研究「Optimization on layout style of ESD protection diode for radio-frequency front-end and high-speed I/O interface circuits」主題。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
Diode
100%
Input-output
100%
Electrostatic Discharge (ESD) Protection
100%
Protection Diodes
100%
Radio Frequency (RF) Front-end
100%
Interface Circuit
100%
Hollow
75%
Parasitic Capacitance
75%
Electrostatic Discharge
50%
Waffle
50%
On chip
25%
Radio Frequency
25%
Current Distribution
25%
CMOS Integrated Circuits
25%
High-speed Transmission
25%
Loading Effect
25%
Parasitic Load
25%
Robustness Level
25%
Signal Degradation
25%
Protection Device
25%
Biased Conditions
25%
Electrostatic Discharge Current
25%
Engineering
Radio Frequency
100%
Front End
100%
Electrostatic Discharge
100%
Interface Circuit
100%
Input Output Interface
100%
Speed Input
100%
Parasitic Capacitance
50%
Measured Result
16%
Current Distribution
16%
CMOS Integrated Circuits
16%
Protection Device
16%
Speed Transmission
16%
Loading Effect
16%
Material Science
Electronic Circuit
100%
Capacitance
100%
Earth and Planetary Sciences
Radio Frequency
100%
Integrated Circuit
33%