On the design of selective coefficient DCT module

Chung Yen Lu; Kuei-Ann Wen

doi:10.1109/76.664099

On the design of selective coefficient DCT module

Chung Yen Lu^*, Kuei-Ann Wen

^*此作品的通信作者

研究成果: Article › 同行評審

5 引文斯高帕斯（Scopus）

摘要

In this transactions letter, an innovative selective coefficient discrete cosine transform (SCDCT) architecture is proposed which is designed for selective coefficient computation and straightforward row-column computation. Having these features, the selective coefficient DCT core will fit for various area/speed requirements. It can save the transposition delay to simplify the computation flow of two-dimensional (2-D) DCT and, in view of circuit implementation, SCDCT is multiply-free and thus area/speed efficient.

原文	English
文章編號	5887647
頁（從 - 到）	143-146
頁數	4
期刊	IEEE Transactions on Circuits and Systems for Video Technology
卷	8
發行號	2
DOIs	https://doi.org/10.1109/76.664099
出版狀態	Published - 4月 1998

存取文件

10.1109/76.664099

其它文件與鏈接

Link to publication in Scopus

引用此

@article{32702094f6404c10aacde9f6490fdb0e,

title = "On the design of selective coefficient DCT module",

abstract = "In this transactions letter, an innovative selective coefficient discrete cosine transform (SCDCT) architecture is proposed which is designed for selective coefficient computation and straightforward row-column computation. Having these features, the selective coefficient DCT core will fit for various area/speed requirements. It can save the transposition delay to simplify the computation flow of two-dimensional (2-D) DCT and, in view of circuit implementation, SCDCT is multiply-free and thus area/speed efficient.",

keywords = "2-D DCT, DCT, Selective coefficient",

author = "Lu, {Chung Yen} and Kuei-Ann Wen",

year = "1998",

month = apr,

doi = "10.1109/76.664099",

language = "English",

volume = "8",

pages = "143--146",

journal = "IEEE Transactions on Circuits and Systems for Video Technology",

issn = "1051-8215",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - On the design of selective coefficient DCT module

AU - Lu, Chung Yen

AU - Wen, Kuei-Ann

PY - 1998/4

Y1 - 1998/4

N2 - In this transactions letter, an innovative selective coefficient discrete cosine transform (SCDCT) architecture is proposed which is designed for selective coefficient computation and straightforward row-column computation. Having these features, the selective coefficient DCT core will fit for various area/speed requirements. It can save the transposition delay to simplify the computation flow of two-dimensional (2-D) DCT and, in view of circuit implementation, SCDCT is multiply-free and thus area/speed efficient.

AB - In this transactions letter, an innovative selective coefficient discrete cosine transform (SCDCT) architecture is proposed which is designed for selective coefficient computation and straightforward row-column computation. Having these features, the selective coefficient DCT core will fit for various area/speed requirements. It can save the transposition delay to simplify the computation flow of two-dimensional (2-D) DCT and, in view of circuit implementation, SCDCT is multiply-free and thus area/speed efficient.

KW - 2-D DCT

KW - DCT

KW - Selective coefficient

UR - http://www.scopus.com/inward/record.url?scp=0032051157&partnerID=8YFLogxK

U2 - 10.1109/76.664099

DO - 10.1109/76.664099

M3 - Article

AN - SCOPUS:0032051157

VL - 8

SP - 143

EP - 146

JO - IEEE Transactions on Circuits and Systems for Video Technology

JF - IEEE Transactions on Circuits and Systems for Video Technology

SN - 1051-8215

IS - 2

M1 - 5887647

ER -

On the design of selective coefficient DCT module

摘要

存取文件

其它文件與鏈接

指紋

引用此