On-chip voltage down converter for low-power digital system

Shyh-Jye Jou*, Tsu Lin Chen


研究成果: Article同行評審

21 引文 斯高帕斯(Scopus)


An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.

頁(從 - 到)617-625
期刊IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
出版狀態Published - 1 12月 1998


深入研究「On-chip voltage down converter for low-power digital system」主題。共同形成了獨特的指紋。