On-chip voltage down converter for low-power digital system

Shyh-Jye Jou; Tsu Lin Chen

doi:10.1109/82.673644

On-chip voltage down converter for low-power digital system

Shyh-Jye Jou^*, Tsu Lin Chen

^*此作品的通信作者

電子研究所

研究成果: Article › 同行評審

21 引文斯高帕斯（Scopus）

摘要

An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.

原文	English
頁（從 - 到）	617-625
頁數	9
期刊	IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
卷	45
發行號	5
DOIs	https://doi.org/10.1109/82.673644
出版狀態	Published - 1 12月 1998

存取文件

10.1109/82.673644

其它文件與鏈接

Link to publication in Scopus

引用此

@article{5afac18914c04e49bd040dad5d3c6379,

title = "On-chip voltage down converter for low-power digital system",

abstract = "An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.",

keywords = "Dc-to-dc, Low-power digital system, Voltage down converter",

author = "Shyh-Jye Jou and Chen, {Tsu Lin}",

year = "1998",

month = dec,

day = "1",

doi = "10.1109/82.673644",

language = "English",

volume = "45",

pages = "617--625",

journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",

issn = "1057-7130",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - On-chip voltage down converter for low-power digital system

AU - Jou, Shyh-Jye

AU - Chen, Tsu Lin

PY - 1998/12/1

Y1 - 1998/12/1

N2 - An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.

AB - An on-chip differential-amplifier-based dc-to-dc voltage down converter (VDC) is proposed. The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 niA) and temperature dependency of 3.2 mV/°C. The VDC chip was fabricated in a 0.8-jum single-poly-double-metal CMOS process and layout size is 690210 -4im . The output voltage is stabilized within ±2.8% for supply voltage with ±10% variation achieved.

KW - Dc-to-dc

KW - Low-power digital system

KW - Voltage down converter

UR - http://www.scopus.com/inward/record.url?scp=0032073714&partnerID=8YFLogxK

U2 - 10.1109/82.673644

DO - 10.1109/82.673644

M3 - Article

AN - SCOPUS:0032073714

SN - 1057-7130

VL - 45

SP - 617

EP - 625

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

IS - 5

ER -

On-chip voltage down converter for low-power digital system

摘要

存取文件

其它文件與鏈接

指紋

引用此