跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
On-chip transient voltage suppressor integrated with silicon-based transceiver IC for system-level ESD protection
Che Hao Chuang,
Ming-Dou Ker
研究成果
:
Article
›
同行評審
17
引文 斯高帕斯(Scopus)
總覽
指紋
指紋
深入研究「On-chip transient voltage suppressor integrated with silicon-based transceiver IC for system-level ESD protection」主題。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
On chip
100%
Electrostatic Discharge (ESD) Protection
100%
System Level
100%
Silicon-based
100%
Transceiver IC
100%
Transient Voltage Suppressor
100%
IEC 61000-4-2
50%
RS232 Transceiver
50%
Latch-up
33%
Signal Level
16%
Pulse Width
16%
Bipolar-CMOS-DMOS (BCD) Process
16%
Transmission Line Pulsing
16%
Silicon-controlled Rectifier
16%
High Holding Voltage
16%
Holding Current
16%
Stress Classes
16%
Engineering
Transients
100%
Electrostatic Discharge
100%
Transceiver
100%
Suppressor
100%
Electric Lines
16%
Silicon-Controlled Rectifier
16%
Holding Voltage
16%
Signal Level
16%
Pulse Duration
16%
Physics
Electrostatics
100%
Suppressor
100%
Transients
100%
Transmission Line
16%