On-Chip Surge Protection Structure with High Surge Robustness for USB PD 3.1 Applications

Wen Yung Ho*, Ming Dou Ker

*此作品的通信作者

研究成果: Conference contribution同行評審

摘要

An on-chip surge protection device for VBUS pins in the USB type-C interfaces is optimized to comply with USB Power Delivery (PD) 3.1 specification. Compared to the traditional PNP BJT, the new proposed PNP BJT with inserted base layout can reach higher surge and ESD robustness with relatively small area. The proposed devices fabricated in a 0.18-μm BCD technology have been measured by surge, HBM, and TLP tests to verify their immunity.

原文English
主出版物標題2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2023
發行者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子)9798350301649
DOIs
出版狀態Published - 2023
事件2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2023 - Pulau Pinang, 馬來西亞
持續時間: 24 7月 202327 7月 2023

出版系列

名字Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
2023-July

Conference

Conference2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2023
國家/地區馬來西亞
城市Pulau Pinang
期間24/07/2327/07/23

指紋

深入研究「On-Chip Surge Protection Structure with High Surge Robustness for USB PD 3.1 Applications」主題。共同形成了獨特的指紋。

引用此