跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
Novel Complementary FeFET- based Lookup Table and Routing Switch Design and their Applications in Energy/Area-Efficient FPGA
Yuan Yu Huang,
Po Tsang Huang
, Po Yi Lee,
Pin Su
國際半導體產業學院
智慧半導體奈米系統技術研究中心
電子研究所
電機工程學系
研究成果
:
Conference contribution
›
同行評審
1
引文 斯高帕斯(Scopus)
總覽
指紋
指紋
深入研究「Novel Complementary FeFET- based Lookup Table and Routing Switch Design and their Applications in Energy/Area-Efficient FPGA」主題。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
1 multiplexer
9%
1-bit
9%
Area-efficient
100%
Bit Storage
9%
Compute-intensive Applications
9%
Current Mode
9%
Ferroelectric Field-effect Transistor (FeFET)
100%
Leakage Current
9%
Nonvolatile Logic
9%
P-type
9%
Performance Areas
9%
Power Performance
9%
Routing Switch
100%
Short Current
9%
Storage Elements
9%
Switch Design
100%
Transistor
9%
Voltage-mode
9%
Computer Science
Building-Blocks
50%
Field Programmable Gate Arrays
100%
Intensive Application
50%
Leakage Current
50%
Multiplexer
50%
Nonvolatile
50%
Storage Element
50%
Table Lookup
100%
Engineering
Building Block
20%
Field Effect Transistor
100%
Field Programmable Gate Arrays
100%
Lookup Table
100%
Multiplexer
20%
Simulation Result
20%
Storage Element
20%
Material Science
Ferroelectric Material
100%
Field Effect Transistor
100%
Transistor
20%