Nanosized-metal-grain-induced characteristic fluctuation in 16nm complementary metal-oxide-semiconductor devices and digital circuits

Yiming Li*, Hui Wen Cheng

*此作品的通信作者

研究成果: Article同行評審

9 引文 斯高帕斯(Scopus)

摘要

In this work, we investigate the effect of random work functions (WKs) resulting from the nanosized grains of a metal gate on 16nm metal-oxide- semiconductor field-effect transistor (MOSFET) devices and circuits. The random number and position of nanosized metal grains induce rather different random WKs on a MOSFET gate, which cannot be modeled using an averaged WK; thus, we consider each WK of the metal gate, according to the size of partitioned grains, in three-dimensional device simulation. The results of this study indicate that the random-WK-induced threshold voltage fluctuation of N- and P-MOSFETs are about 1.5 and 1.6 times higher than the results calculated by the recently reported averaged WK fluctuation method. This is because even if the devices have similar threshold voltages, they may exhibit quite different combinations of WKs owing to the random position of nanosized metal grains on the devices' gate. Coupled device-circuit simulation is further adopted to explore the timing fluctuations of complementary metal-oxide-semiconductor (CMOS) inverter circuits. The random position of nanosized metal grains results in 10 and 12% variations in the timing fluctuation and power consumption of the CMOS inverter circuit.

原文English
文章編號04DC22
期刊Japanese journal of applied physics
50
發行號4 PART 2
DOIs
出版狀態Published - 4月 2011

指紋

深入研究「Nanosized-metal-grain-induced characteristic fluctuation in 16nm complementary metal-oxide-semiconductor devices and digital circuits」主題。共同形成了獨特的指紋。

引用此