MULTI-PORT SRAM WITH SHARED WRITE BIT-LINE ARCHITECTURE AND SELECTIVE READ PATH FOR LOW POWER OPERATION

Wei Hwang (Inventor)

研究成果: Patent

原文English
專利號US 9,142,285 B2
出版狀態Published - 22 9月 2015

引用此