MOTA: A MOSFET TIMING SIMULATOR.

Shyh-Jye Jou*, C. W. Jen, W. Z. Shen, C. L. Lee

*此作品的通信作者

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

MOTA; a new NMOS and CMOS timing simulator, is presented. Basically, it employs a one sweep nonlinear Gauss-Seidal relaxation technique to decouple node equations, and this results in a linear performance on the computation time over the number of the gates of the circuit. It has three features: (a) it provides a 'SUBCIRCUIT' capability to simulate tightly-coupled circuit blocks. This solves the inaccuracy and the instability problems which are usually encountered in existing timing simulators, (b) it employs a physical table model for MOS devices with only 250 storage points, and (c) it utilizes a simple variable time step control scheme and internal and external bypass schemes to increase the simulation speed. Examples show that it is approximately 60 times faster than SPICE2G-5 while giving comparable precision.

原文English
頁(從 - 到)193-199
頁數7
期刊IEE Proceedings I: Solid State and Electron Devices
133
發行號5
DOIs
出版狀態Published - 1 1月 1986

指紋

深入研究「MOTA: A MOSFET TIMING SIMULATOR.」主題。共同形成了獨特的指紋。

引用此