Monolithic 3D Integration of 2D Electronics based on Two-Dimensional Solid-Phase Crystallization

Chih Pin Lin, Yu Wei Kang, Chih Pin Hsu, Hao Hua Hsu, Jyun Hong Huang, Rui Fu Chen, Chien Tin Wu, Yao Jen Lee, Tuo-Hung Hou*

*此作品的通信作者

研究成果: Conference contribution同行評審

1 引文 斯高帕斯(Scopus)

摘要

Monolithic 3D integration (M3D) of two-dimensional materials (2DMs) based on a device structure similar to the vertically stacked nanosheet (NS) gate-all-around (GAA) field-effect transistor (NS-GAAFET) is one of the most feasible paths for end-of-roadmap logic device scaling. A novel synthesis route, 2D solid-phase crystallization (2DSPC), is presented in this paper for M3D of 2DMs. 2DSPC presents a unique opportunity for achieving wafer-level uniformity, centimeter-scale monocrystalline grain, and scalable synthesis for multiple vertical layers. We believe 2DSPC offers a promising pathway toward future cost-effective M3D-2D electronics.

原文English
主出版物標題2021 Symposium on VLSI Technology, VLSI Technology 2021
發行者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子)9784863487802
出版狀態Published - 2021
事件41st Symposium on VLSI Technology, VLSI Technology 2021 - Virtual, Online, 日本
持續時間: 13 6月 202119 6月 2021

出版系列

名字Digest of Technical Papers - Symposium on VLSI Technology
2021-June
ISSN(列印)0743-1562

Conference

Conference41st Symposium on VLSI Technology, VLSI Technology 2021
國家/地區日本
城市Virtual, Online
期間13/06/2119/06/21

指紋

深入研究「Monolithic 3D Integration of 2D Electronics based on Two-Dimensional Solid-Phase Crystallization」主題。共同形成了獨特的指紋。

引用此