Mixed-voltage I/O buffer with dynamic gate-bias circuit to achieve 3×VDD input tolerance by using 1×VDD devices and single VDD supply

Ming-Dou Ker*, Shih Lun Chen

*此作品的通信作者

    研究成果: Conference article同行評審

    20 引文 斯高帕斯(Scopus)

    指紋

    深入研究「Mixed-voltage I/O buffer with dynamic gate-bias circuit to achieve 3×VDD input tolerance by using 1×VDD devices and single VDD supply」主題。共同形成了獨特的指紋。

    Keyphrases

    Engineering

    Material Science