Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters

Pang Yen Chou, Nai Chen Chen, Po-Hung Lin, Helmut Graeb

研究成果: Article同行評審

7 引文 斯高帕斯(Scopus)


As technology advances, smaller feature size enables layout precision in the lateral direction. In contrast to traditional metal-insulator-metal capacitors, metal-oxide-metal (MOM) capacitors are generally of higher density and consume less area, because they adopt a 3-D topology over several metal layers to use lateral field capacitance. To achieve little area consumption, MOM capacitors require new layout methods with routing even before placement. Since the routing wires are of comparable size to unit capacitors in MOM design, routing-induced parasitic capacitance must also be considered. To obtain a higher yield, common-centroid layout style and high dispersion of cells are desired. This paper introduces a new vertical bars structure for binary weighted MOM capacitor arrays and presents a new method to generate common-centroid regular-structured layouts with mismatch reduction and routing-parasitic-matching consideration. Experimental results show that the presented approach generates high-density, low-powered, and highly accurate ratioed capacitors.

頁(從 - 到)2234-2247
期刊IEEE Transactions on Very Large Scale Integration (VLSI) Systems
出版狀態Published - 1 8月 2017


深入研究「Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters」主題。共同形成了獨特的指紋。