Low-noise amplifier with narrow-band and wide-band input impedance matching design

Zhe Yang Huang, Chun Chieh Chen, Chung-Chih Hung*

*此作品的通信作者

研究成果: Article同行評審

摘要

A low-noise amplifier (LNA) with cascode structure and shunt-peaking load is presented in this article. Both Narrow-band input impedance and wide-band input impedance LNAs were implemented in 0.18 m CMOS process. Maximum power gain of the narrow-band input impedance LNA is 19.3 dB; maximum power gain of the wide-band input impedance LNA is 15.3 dB. Minimum noise figure of the narrow-band input impedance LNA is 3.1 dB; minimum noise figure of the wide-band input impedance LNA is 3.0 dB. Power consumptions including buffers are 24.5 and 25.6 mW, respectively.

原文English
頁(從 - 到)603-609
頁數7
期刊Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A
38
發行號5
DOIs
出版狀態Published - 4 7月 2015

指紋

深入研究「Low-noise amplifier with narrow-band and wide-band input impedance matching design」主題。共同形成了獨特的指紋。

引用此