LOG-EXP still image compression chip design

Sheng-Chieh Huang*, Liang Gee Chen

*此作品的通信作者

研究成果: Conference article同行評審

1 引文 斯高帕斯(Scopus)

摘要

In this paper, a fully pipelined single chip is proposed for the LOG-EXP still image compression. The design of the LOG-EXP image compression focus on the high compression ratio of the complex texture (e.g. benchmark image baboon) and high quality image, especially the PSNR requirement above 36. In comparison with the JPEG compression result (bpp = 0.99, PSNR = 26.9), this compression algorithm uses less bpp (bpp = 0.87) to get higher image quality (PSNR=36.38) for the benchmark image baboon. The entire LOG-EXP image compression system can be implemented on a single chip to yield a clock rate of 175 MHz which allow an input rate of 30 frames per second for 1024 × 1024 color images.

原文English
頁(從 - 到)156-157
頁數2
期刊Digest of Technical Papers - IEEE International Conference on Consumer Electronics
DOIs
出版狀態Published - 1 12月 1999
事件Proceedings of the 1999 IEEE International Conference on Consumer Electronics, ICCE'99 - Los Angeles, CA, USA
持續時間: 22 6月 199924 6月 1999

指紋

深入研究「LOG-EXP still image compression chip design」主題。共同形成了獨特的指紋。

引用此