Layout verification for submicron CMOS cell libraries to improve ESD/latchup reliability

Ming-Dou Ker*, Sue Mei Hsiao, Jiann Horng Lin

*此作品的通信作者

研究成果: Paper › 同行評審

指紋

深入研究「Layout verification for submicron CMOS cell libraries to improve ESD/latchup reliability」主題。共同形成了獨特的指紋。

Physics & Astronomy