摘要
This paper investigates and compares the impacts of metal-gate work-function variation (WFV) on III-V heterojunction tunnel FET (HTFET), homojunction TFET, and FinFET devices using a novel Voronoi method to capture the realistic metal-gate grain patterns for Technology Computer Aided Design atomistic simulations. Due to the broken-gap nature, HTFET shows significantly steeper subthreshold slope and higher susceptibility to WFV near OFF state. For ON current variation, both the HTFET and homojunction TFET show better immunity to WFV than the III-V FinFET. Device design using source-side underlap to mitigate the impact of WFV on HTFET is also assessed.
原文 | English |
---|---|
文章編號 | 7053925 |
頁(從 - 到) | 194-199 |
頁數 | 6 |
期刊 | IEEE Journal of the Electron Devices Society |
卷 | 3 |
發行號 | 3 |
DOIs | |
出版狀態 | Published - 1 5月 2015 |