Impulse response fault model and fault extraction for functional level analog circuit diagnosis

Chau-Chin Su*, Shenshung Chiang, Shyh-Jye Jou

*此作品的通信作者

研究成果: Conference article同行評審

6 引文 斯高帕斯(Scopus)

摘要

In this paper, a functional fault model for analog circuit diagnosis is proposed. A faulty module is modeled as a fault-free module in serial or in parallel with a fault module. To extract such a fault module, we adopt an iterative deconvolution technique to deconvolute the impulse response of the fault module from the faulty response. The test results show that with such a fault model and fault extraction technique the diagnostic resolution is improved significantly due to the separation of the fault and the system function. Moreover, such a fault model allows single-module fault tables to be applied to the diagnosis of a multi-module system.

原文English
頁(從 - 到)631-636
頁數6
期刊IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
DOIs
出版狀態Published - 1995
事件Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design - San Jose, CA, USA
持續時間: 5 11月 19959 11月 1995

指紋

深入研究「Impulse response fault model and fault extraction for functional level analog circuit diagnosis」主題。共同形成了獨特的指紋。

引用此