Implementation of film profile engineering in the fabrication of ZnO thin-film transistors

Rong Jhe Lyu, Horng-Chih Lin, Tiao Yuan Huang

研究成果: Article同行評審

10 引文 斯高帕斯(Scopus)

摘要

A novel approach, which can delicately form a desirable film profile for deposited gate oxide, channel, and source/drain contacts of oxide-based thin-film transistors (TFTs) is proposed. To demonstrate the film-profile engineering concept used in this approach, a simple one-mask process was developed for fabricating ZnO TFTs with submicrometer channel length. The fabrication takes advantage of a suspended bridge hanging across the device to tailor the desirable profile of deposited films with proper tools. The fabricated devices show high on/off current ratio ({>}{\rm 10}^{9}) , steep subthreshold swing (71-187 mV/decade), and high mobility (21-45 {\rm cm}^{2}/{\rm V}{\cdot}~{\rm s} ). Very small variation in device characteristics among the devices with the same channel dimensions is also confirmed.

原文English
文章編號6783733
頁(從 - 到)1417-1422
頁數6
期刊IEEE Transactions on Electron Devices
61
發行號5
DOIs
出版狀態Published - 1 1月 2014

指紋

深入研究「Implementation of film profile engineering in the fabrication of ZnO thin-film transistors」主題。共同形成了獨特的指紋。

引用此