Implantable stimulator for epileptic seizure suppression with loading impedance adaptability

Chun Yu Lin, Wei Ling Chen, Ming-Dou Ker

    研究成果: Article同行評審

    28 引文 斯高帕斯(Scopus)

    摘要

    The implantable stimulator for epileptic seizure suppression with loading impedance adaptability was proposed in this work. The stimulator consisted of the high voltage generator, output driver, adaptor, and switches, can constantly provide the required 40-μ A stimulus currents, as the loading impedance varied within 10 kΩ-300 kΩ. The performances of this design have been successfully verified in silicon chip fabricated by a 0.35-μm 3.3-V/24-V CMOS process. The power consumption of this work was only 1.1 mW-1.4 mW. The animal test results with the fabricated chip of proposed design have successfully verified in the Long-Evans rats with epileptic seizures.

    原文English
    文章編號6231703
    頁(從 - 到)196-203
    頁數8
    期刊IEEE Transactions on Biomedical Circuits and Systems
    7
    發行號2
    DOIs
    出版狀態Published - 1 1月 2013

    指紋

    深入研究「Implantable stimulator for epileptic seizure suppression with loading impedance adaptability」主題。共同形成了獨特的指紋。

    引用此