Impact of strain layer on gate leakage and interface-state for nMOSFETs fabricated by stress-memorization technique

Chia Chun Liao*, Min Chen Lin, Tsung Yu Chiang, Tien-Sheng Chao

*此作品的通信作者

研究成果: Article同行評審

摘要

This paper investigates the impact of stress memorization on the interface-state for n-channel metal-oxide-semiconductor field-effect transistors (nMOSFETS). We found that both the initial component of the deposited capping layer and the H released during annealing affected interface-state passivation. The annealed stress is responsible for degraded gate-leakage characteristics. Based on electrical performance and gate leakage, an initial compressive layer of SiN performs better than an initial tensile layer for the stress-memorization technique process.

原文English
期刊Electrochemical and Solid-State Letters
14
發行號1
DOIs
出版狀態Published - 24 1月 2011

指紋

深入研究「Impact of strain layer on gate leakage and interface-state for nMOSFETs fabricated by stress-memorization technique」主題。共同形成了獨特的指紋。

引用此