Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technology
Jung Sheng Chen*, Ming-Dou Ker
*此作品的通信作者
研究成果: Conference contribution › 同行評審
2
引文
斯高帕斯(Scopus)