High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors

Joseph D. George; Jerome D. Harr; Rock Young; Gerry T. Watanabe; Carl J. Anderson; Young H. Kwark; Harris F. Basit; Shushau Fang; Keh chung Wang; Peter M. Asbeck; Mau-Chung Chang; Randy Nubling; Gerald J. Sullivan; Mark McDonald; Chuck Honaker; Tom McDermott

doi:10.1109/ISSCC.1989.48253

High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors

Joseph D. George^*, Jerome D. Harr, Rock Young, Gerry T. Watanabe, Carl J. Anderson, Young H. Kwark, Harris F. Basit, Shushau Fang, Keh chung Wang, Peter M. Asbeck, Mau-Chung Chang, Randy Nubling, Gerald J. Sullivan, Mark McDonald, Chuck Honaker, Tom McDermott

^*此作品的通信作者

研究成果: Conference article › 同行評審

7 引文斯高帕斯（Scopus）

摘要

The authors report a gate array based on heterojunction bipolar transistors (HBTs) and using ECL/CML (emitter-coupled-logic/current-mode-logic) circuits. The transistors employed have f_t values up to 43 GHz. Frequency dividers based on gate-array macrocells have shown flip-flop toggle rates up to 7.0 GHz. A device technology and circuit approach targeted at ultrahigh speeds are used. The HBTs used are based on AlGaAs/GaAs epilayer structures grown by molecular beam epitaxy on semi-insulating GaAs substrates. The gate array has been personalized to produce a 4/8-bit data multiplexer, a 4/8-bit data demultiplexer, a seven-stage variable-modulus divider, and a phase detector. Operation up to a maximum frequency of 7.0 GHz was observed; the corresponding gate delay of the bilevel CML gates in the divider is 71 ps with an average fanout of 2.5.

原文	English
頁（從 - 到）	186-187, 336
期刊	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
卷	32
DOIs	https://doi.org/10.1109/ISSCC.1989.48253
出版狀態	Published - 1 12月 1989
事件	IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989) - New York, NY, USA 持續時間: 15 2月 1989 → 17 2月 1989

存取文件

10.1109/ISSCC.1989.48253

其它文件與鏈接

Link to publication in Scopus

引用此

George, J. D., Harr, J. D., Young, R., Watanabe, G. T., Anderson, C. J., Kwark, Y. H., Basit, H. F., Fang, S., Wang, K. C., Asbeck, P. M., Chang, M-C., Nubling, R., Sullivan, G. J., McDonald, M., Honaker, C., & McDermott, T. (1989). High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 32, 186-187, 336. https://doi.org/10.1109/ISSCC.1989.48253

@article{6032c428b5b9476ebc9b38f7ba21c8c1,

title = "High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors",

abstract = "The authors report a gate array based on heterojunction bipolar transistors (HBTs) and using ECL/CML (emitter-coupled-logic/current-mode-logic) circuits. The transistors employed have ft values up to 43 GHz. Frequency dividers based on gate-array macrocells have shown flip-flop toggle rates up to 7.0 GHz. A device technology and circuit approach targeted at ultrahigh speeds are used. The HBTs used are based on AlGaAs/GaAs epilayer structures grown by molecular beam epitaxy on semi-insulating GaAs substrates. The gate array has been personalized to produce a 4/8-bit data multiplexer, a 4/8-bit data demultiplexer, a seven-stage variable-modulus divider, and a phase detector. Operation up to a maximum frequency of 7.0 GHz was observed; the corresponding gate delay of the bilevel CML gates in the divider is 71 ps with an average fanout of 2.5.",

author = "George, {Joseph D.} and Harr, {Jerome D.} and Rock Young and Watanabe, {Gerry T.} and Anderson, {Carl J.} and Kwark, {Young H.} and Basit, {Harris F.} and Shushau Fang and Wang, {Keh chung} and Asbeck, {Peter M.} and Mau-Chung Chang and Randy Nubling and Sullivan, {Gerald J.} and Mark McDonald and Chuck Honaker and Tom McDermott",

year = "1989",

month = dec,

day = "1",

doi = "10.1109/ISSCC.1989.48253",

language = "English",

volume = "32",

pages = "186--187, 336",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "null ; Conference date: 15-02-1989 Through 17-02-1989",

}

George, JD, Harr, JD, Young, R, Watanabe, GT, Anderson, CJ, Kwark, YH, Basit, HF, Fang, S, Wang, KC, Asbeck, PM, Chang, M-C, Nubling, R, Sullivan, GJ, McDonald, M, Honaker, C & McDermott, T 1989, 'High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors', Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 卷 32, 頁 186-187, 336. https://doi.org/10.1109/ISSCC.1989.48253

TY - JOUR

T1 - High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors

AU - George, Joseph D.

AU - Harr, Jerome D.

AU - Young, Rock

AU - Watanabe, Gerry T.

AU - Anderson, Carl J.

AU - Kwark, Young H.

AU - Basit, Harris F.

AU - Fang, Shushau

AU - Wang, Keh chung

AU - Asbeck, Peter M.

AU - Chang, Mau-Chung

AU - Nubling, Randy

AU - Sullivan, Gerald J.

AU - McDonald, Mark

AU - Honaker, Chuck

AU - McDermott, Tom

PY - 1989/12/1

Y1 - 1989/12/1

N2 - The authors report a gate array based on heterojunction bipolar transistors (HBTs) and using ECL/CML (emitter-coupled-logic/current-mode-logic) circuits. The transistors employed have ft values up to 43 GHz. Frequency dividers based on gate-array macrocells have shown flip-flop toggle rates up to 7.0 GHz. A device technology and circuit approach targeted at ultrahigh speeds are used. The HBTs used are based on AlGaAs/GaAs epilayer structures grown by molecular beam epitaxy on semi-insulating GaAs substrates. The gate array has been personalized to produce a 4/8-bit data multiplexer, a 4/8-bit data demultiplexer, a seven-stage variable-modulus divider, and a phase detector. Operation up to a maximum frequency of 7.0 GHz was observed; the corresponding gate delay of the bilevel CML gates in the divider is 71 ps with an average fanout of 2.5.

AB - The authors report a gate array based on heterojunction bipolar transistors (HBTs) and using ECL/CML (emitter-coupled-logic/current-mode-logic) circuits. The transistors employed have ft values up to 43 GHz. Frequency dividers based on gate-array macrocells have shown flip-flop toggle rates up to 7.0 GHz. A device technology and circuit approach targeted at ultrahigh speeds are used. The HBTs used are based on AlGaAs/GaAs epilayer structures grown by molecular beam epitaxy on semi-insulating GaAs substrates. The gate array has been personalized to produce a 4/8-bit data multiplexer, a 4/8-bit data demultiplexer, a seven-stage variable-modulus divider, and a phase detector. Operation up to a maximum frequency of 7.0 GHz was observed; the corresponding gate delay of the bilevel CML gates in the divider is 71 ps with an average fanout of 2.5.

UR - http://www.scopus.com/inward/record.url?scp=0024939062&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.1989.48253

DO - 10.1109/ISSCC.1989.48253

M3 - Conference article

AN - SCOPUS:0024939062

VL - 32

SP - 186-187, 336

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SN - 0193-6530

Y2 - 15 February 1989 through 17 February 1989

ER -

High-speed gate array implemented with AlGaAs/GaAs heterojunction bipolar transistors

摘要

存取文件

其它文件與鏈接

指紋

引用此