High-speed digital comb filter for ΣΔ analog-to-digital conversion

Louis Luh; John Choma; Jeffrey Draper; Her-Ming Chiueh

High-speed digital comb filter for ΣΔ analog-to-digital conversion

Louis Luh^*, John Choma, Jeffrey Draper, Her-Ming Chiueh

^*此作品的通信作者

電機工程學系

研究成果: Paper › 同行評審

5 引文斯高帕斯（Scopus）

摘要

A new approach for implementing a digital decimator for high-speed ΣΔ modulators is presented. With the use of carry-saved adders, this decimator is able to operate at high speeds while maintaining the same throughput. By using systematic modular design, this filter can be easily designed and implemented with any order and any length, which greatly reduces the time and effort for circuit design. A prototype of a fourth-order length-16 digital comb filter has been implemented with a 1.2μm standard CMOS process. With a single 5V power supply, this filter can operate at a frequency up to 115MHz. The power consumption is about 35mW and the active area is 1083 × 965 μm².

原文	English
頁面	356-359
頁數	4
出版狀態	Published - 1 12月 1999
事件	1999 IEEE 42nd Midwest Symposium on Circuits and Sistems - Las Cruces, NM, USA 持續時間: 8 8月 1999 → 11 8月 1999

Conference

Conference	1999 IEEE 42nd Midwest Symposium on Circuits and Sistems
城市	Las Cruces, NM, USA
期間	8/08/99 → 11/08/99

其它文件與鏈接

Link to publication in Scopus

引用此

@conference{549bd63b1509445794c9271e1bb44a83,

title = "High-speed digital comb filter for ΣΔ analog-to-digital conversion",

abstract = "A new approach for implementing a digital decimator for high-speed ΣΔ modulators is presented. With the use of carry-saved adders, this decimator is able to operate at high speeds while maintaining the same throughput. By using systematic modular design, this filter can be easily designed and implemented with any order and any length, which greatly reduces the time and effort for circuit design. A prototype of a fourth-order length-16 digital comb filter has been implemented with a 1.2μm standard CMOS process. With a single 5V power supply, this filter can operate at a frequency up to 115MHz. The power consumption is about 35mW and the active area is 1083 × 965 μm2.",

author = "Louis Luh and John Choma and Jeffrey Draper and Her-Ming Chiueh",

year = "1999",

month = dec,

day = "1",

language = "English",

pages = "356--359",

note = "1999 IEEE 42nd Midwest Symposium on Circuits and Sistems ; Conference date: 08-08-1999 Through 11-08-1999",

}

TY - CONF

T1 - High-speed digital comb filter for ΣΔ analog-to-digital conversion

AU - Luh, Louis

AU - Choma, John

AU - Draper, Jeffrey

AU - Chiueh, Her-Ming

PY - 1999/12/1

Y1 - 1999/12/1

N2 - A new approach for implementing a digital decimator for high-speed ΣΔ modulators is presented. With the use of carry-saved adders, this decimator is able to operate at high speeds while maintaining the same throughput. By using systematic modular design, this filter can be easily designed and implemented with any order and any length, which greatly reduces the time and effort for circuit design. A prototype of a fourth-order length-16 digital comb filter has been implemented with a 1.2μm standard CMOS process. With a single 5V power supply, this filter can operate at a frequency up to 115MHz. The power consumption is about 35mW and the active area is 1083 × 965 μm2.

AB - A new approach for implementing a digital decimator for high-speed ΣΔ modulators is presented. With the use of carry-saved adders, this decimator is able to operate at high speeds while maintaining the same throughput. By using systematic modular design, this filter can be easily designed and implemented with any order and any length, which greatly reduces the time and effort for circuit design. A prototype of a fourth-order length-16 digital comb filter has been implemented with a 1.2μm standard CMOS process. With a single 5V power supply, this filter can operate at a frequency up to 115MHz. The power consumption is about 35mW and the active area is 1083 × 965 μm2.

UR - http://www.scopus.com/inward/record.url?scp=0033292270&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0033292270

SP - 356

EP - 359

T2 - 1999 IEEE 42nd Midwest Symposium on Circuits and Sistems

Y2 - 8 August 1999 through 11 August 1999

ER -

High-speed digital comb filter for ΣΔ analog-to-digital conversion

摘要

Conference

其它文件與鏈接

指紋

引用此