High-performance polycrystalline-silicon TFT by heat-retaining enhanced lateral crystallization

Po-Tsun Liu*, Hsing Hua Wu

*此作品的通信作者

研究成果: Article同行評審

5 引文 斯高帕斯(Scopus)

摘要

High-performance low-temperature polycrystalline-silicon thin-film transistors (TFTs) have been fabricated by heat-retaining enhanced crystallization (H-REC). In the H-REC technology, a heat-retaining capping layer (HRL) is applied on the prepattern amorphous silicon islands to slow down the heat dissipation effectively. It thereby retains long duration of melting process and further enhances poly-Si-grain lateral growth. With a single shot of laser irradiation, the location-controllable poly-Si active layer with 7-μm length of grain size can be formed successfully. In addition, in this letter, the H-REC poly-Si TFT with dual gates is studied to enhanced electrical performance and stability.

原文English
頁(從 - 到)722-724
頁數3
期刊Ieee Electron Device Letters
28
發行號8
DOIs
出版狀態Published - 8月 2007

指紋

深入研究「High-performance polycrystalline-silicon TFT by heat-retaining enhanced lateral crystallization」主題。共同形成了獨特的指紋。

引用此