High Mobilities in Layered InSe Transistors with Indium-Encapsulation-Induced Surface Charge Doping

Mengjiao Li, Che Yi Lin, Shih Hsien Yang, Yuan Ming Chang, Jen Kuei Chang, Feng Shou Yang, Chaorong Zhong, Wen-Bin Jian, Chen Hsin Lien, Ching Hwa Ho, Heng Jui Liu, Rong Huang, Wenwu Li*, Yen Fu Lin, Junhao Chu

*此作品的通信作者

研究成果: Article同行評審

130 引文 斯高帕斯(Scopus)

摘要

Tunability and stability in the electrical properties of 2D semiconductors pave the way for their practical applications in logic devices. A robust layered indium selenide (InSe) field-effect transistor (FET) with superior controlled stability is demonstrated by depositing an indium (In) doping layer. The optimized InSe FETs deliver an unprecedented high electron mobility up to 3700 cm2 V−1 s−1 at room temperature, which can be retained with 60% after 1 month. Further insight into the evolution of the position of the Fermi level and the microscopic device structure with different In thicknesses demonstrates an enhanced electron-doping behavior at the In/InSe interface. Furthermore, the contact resistance is also improved through the In insertion between InSe and Au electrodes, which coincides with the analysis of the low-frequency noise. The carrier fluctuation is attributed to the dominance of the phonon scattering events, which agrees with the observation of the temperature-dependent mobility. Finally, the flexible functionalities of the logic-circuit applications, for instance, inverter and not-and (NAND)/not-or (NOR) gates, are determined with these surface-doping InSe FETs, which establish a paradigm for 2D-based materials to overcome the bottleneck in the development of electronic devices.

原文English
文章編號1803690
頁(從 - 到)1-10
頁數10
期刊Advanced Materials
30
發行號44
DOIs
出版狀態Published - 2 11月 2018

指紋

深入研究「High Mobilities in Layered InSe Transistors with Indium-Encapsulation-Induced Surface Charge Doping」主題。共同形成了獨特的指紋。

引用此