摘要
In analog layout design, devices are required to be placed with matching, symmetry, and proximity constraints to reduce parasitic coupling effects and improve circuit performance. In addition to these basic placement constraints, there exist hierarchical symmetry and hierarchical proximity constraints due to circuit and layout design hierarchies. This chapter first introduces the hierarchical constraints induced by circuit and layout design hierarchies, and then presents a hierarchical placement approach to better consider these hierarchical constraints and effectively reduce the search space.
原文 | English |
---|---|
主出版物標題 | Analog Layout Synthesis |
主出版物子標題 | A Survey of Topological Approaches |
發行者 | Springer US |
頁面 | 61-94 |
頁數 | 34 |
ISBN(列印) | 9781441969316 |
DOIs | |
出版狀態 | Published - 1 12月 2011 |