Hierarchical model order reduction for signal-integrity driven interconnect synthesis

Yu-Min Lee*, C. C P Chen


研究成果: Conference article同行評審

1 引文 斯高帕斯(Scopus)


The goal of this is to establish the basic framework and theoretical foundations for the hierarchical model order reduction with an emphasis on signal integrity analysis. The proposed algorithm, HMOR (Hierarchical Model Order Reduction), performs model reduction for both linear elements and independent sources simultaneously and hierarchically. Hence it is very suitable for fast timing and signal integrity analysis for tightly coupled RLC interconnects or with lots of independent sources such as power delivery circuits. It can fully utilize RICE [9] and PRIMA [11] to perform moment matching in the subcircuits to achieve the best performance and reduction ratio with passivity guarantee. HMOR significantly speeds up the simulation time for minor modified circuits. Combining with hierarchical interconnect synthesis algorithms such as routing, sizing and repeater insertion, HMOR can speed up N times over flat analysis where N is the number of circuit elements in the tree. In addition, we also develop a FM-based partition algorithm to partition the circuit into small weak-coupled blocks to enhance runtime. This extension enables HMOR to handle the interconnect topology with loops, meshes, even with complicated current return paths.

頁(從 - 到)109-114
期刊Proceedings of the IEEE Great Lakes Symposium on VLSI
出版狀態Published - 1 1月 2001
事件11th Great Lakes Sysmposium on VLSI (GLSVLSI 2001) - West Lafayette, IN, United States
持續時間: 22 3月 200123 3月 2001


深入研究「Hierarchical model order reduction for signal-integrity driven interconnect synthesis」主題。共同形成了獨特的指紋。