Hierarchical instruction encoding for VLIW digital signal processors

Chia Hsien Liu; Tay Jyi Lin; Chie Min Chao; Pi Chen Hsiao; Li Chun Lin; Shin Kai Chen; Chao Wei Huang; Chih-Wei Liu; Chein Wei Jen

doi:10.1109/ISCAS.2005.1465384

Hierarchical instruction encoding for VLIW digital signal processors

Chia Hsien Liu, Tay Jyi Lin, Chie Min Chao, Pi Chen Hsiao, Li Chun Lin, Shin Kai Chen, Chao Wei Huang, Chih-Wei Liu, Chein Wei Jen

研究成果: Conference article › 同行評審

5 引文斯高帕斯（Scopus）

摘要

VLIW-based architectures are very popular in highperformance DSP processors, for their relatively simpler implementations and more predictable execution times. But they need more program memory because of (1) the fixedlength instruction encoding, (2) NOP insertion due to limited parallelism, and (3) repetitive codes for loop unrolling. This paper describes a novel hierarchical instruction encoding that address these three problems to improve the VLIW code density. In our simulations, the proposed encoding scheme saves 61.4%̃66.9% code sizes in highly parallel DSP kernels, and more savings can be expected for general programs. Besides, a simple decoding architecture is proposed and has been integrated into a 4-way VLIW DSP processor. The prototype is implemented in the 0.18um CMOS technology with its operating frequency at 208MHz.

原文	English
文章編號	1465384
頁（從 - 到）	3503-3506
頁數	4
期刊	Proceedings - IEEE International Symposium on Circuits and Systems
DOIs	https://doi.org/10.1109/ISCAS.2005.1465384
出版狀態	Published - 2005
事件	IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan 持續時間: 23 5月 2005 → 26 5月 2005

存取文件

10.1109/ISCAS.2005.1465384

其它文件與鏈接

Link to publication in Scopus

引用此

@article{b8c56a97e67f49fbbcc709a9f2ec7aee,

title = "Hierarchical instruction encoding for VLIW digital signal processors",

abstract = "VLIW-based architectures are very popular in highperformance DSP processors, for their relatively simpler implementations and more predictable execution times. But they need more program memory because of (1) the fixedlength instruction encoding, (2) NOP insertion due to limited parallelism, and (3) repetitive codes for loop unrolling. This paper describes a novel hierarchical instruction encoding that address these three problems to improve the VLIW code density. In our simulations, the proposed encoding scheme saves 61.4{\~%}66.9% code sizes in highly parallel DSP kernels, and more savings can be expected for general programs. Besides, a simple decoding architecture is proposed and has been integrated into a 4-way VLIW DSP processor. The prototype is implemented in the 0.18um CMOS technology with its operating frequency at 208MHz.",

author = "Liu, {Chia Hsien} and Lin, {Tay Jyi} and Chao, {Chie Min} and Hsiao, {Pi Chen} and Lin, {Li Chun} and Chen, {Shin Kai} and Huang, {Chao Wei} and Chih-Wei Liu and Jen, {Chein Wei}",

year = "2005",

doi = "10.1109/ISCAS.2005.1465384",

language = "English",

pages = "3503--3506",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 ; Conference date: 23-05-2005 Through 26-05-2005",

}

TY - JOUR

T1 - Hierarchical instruction encoding for VLIW digital signal processors

AU - Liu, Chia Hsien

AU - Lin, Tay Jyi

AU - Chao, Chie Min

AU - Hsiao, Pi Chen

AU - Lin, Li Chun

AU - Chen, Shin Kai

AU - Huang, Chao Wei

AU - Liu, Chih-Wei

AU - Jen, Chein Wei

PY - 2005

Y1 - 2005

N2 - VLIW-based architectures are very popular in highperformance DSP processors, for their relatively simpler implementations and more predictable execution times. But they need more program memory because of (1) the fixedlength instruction encoding, (2) NOP insertion due to limited parallelism, and (3) repetitive codes for loop unrolling. This paper describes a novel hierarchical instruction encoding that address these three problems to improve the VLIW code density. In our simulations, the proposed encoding scheme saves 61.4%̃66.9% code sizes in highly parallel DSP kernels, and more savings can be expected for general programs. Besides, a simple decoding architecture is proposed and has been integrated into a 4-way VLIW DSP processor. The prototype is implemented in the 0.18um CMOS technology with its operating frequency at 208MHz.

AB - VLIW-based architectures are very popular in highperformance DSP processors, for their relatively simpler implementations and more predictable execution times. But they need more program memory because of (1) the fixedlength instruction encoding, (2) NOP insertion due to limited parallelism, and (3) repetitive codes for loop unrolling. This paper describes a novel hierarchical instruction encoding that address these three problems to improve the VLIW code density. In our simulations, the proposed encoding scheme saves 61.4%̃66.9% code sizes in highly parallel DSP kernels, and more savings can be expected for general programs. Besides, a simple decoding architecture is proposed and has been integrated into a 4-way VLIW DSP processor. The prototype is implemented in the 0.18um CMOS technology with its operating frequency at 208MHz.

UR - http://www.scopus.com/inward/record.url?scp=34547155045&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1465384

DO - 10.1109/ISCAS.2005.1465384

M3 - Conference article

AN - SCOPUS:34547155045

SN - 0271-4310

SP - 3503

EP - 3506

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 1465384

T2 - IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005

Y2 - 23 May 2005 through 26 May 2005

ER -

Hierarchical instruction encoding for VLIW digital signal processors

摘要

存取文件

其它文件與鏈接

指紋

引用此