Hardware-Robust In-RRAM-Computing for Object Detection

Yu Hsiang Chiang, Cheng En Ni, Yun Sung, Tuo Hung Hou, Tian Sheuan Chang, Shyh Jye Jou

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

In-memory computing is becoming a popular architecture for deep-learning hardware accelerators recently due to its highly parallel computing, low power, and low area cost. However, in-RRAM computing (IRC) suffered from large device variation and numerous nonideal effects in hardware. Although previous approaches including these effects in model training successfully improved variation tolerance, they only considered part of the nonideal effects and relatively simple classification tasks. This paper proposes a joint hardware and software optimization strategy to design a hardware-robust IRC macro for object detection. We lower the cell current by using a low word-line voltage to enable a complete convolution calculation in one operation that minimizes the impact of nonlinear addition. We also implement ternary weight mapping and remove batch normalization for better tolerance against device variation, sense amplifier variation, and IR drop problem. An extra bias is included to overcome the limitation of the current sensing range. The proposed approach has been successfully applied to a complex object detection task with only 3.85% mAP drop, whereas a naive design suffers catastrophic failure under these nonideal effects.

指紋

深入研究「Hardware-Robust In-RRAM-Computing for Object Detection」主題。共同形成了獨特的指紋。

引用此